MICROPROCESSOR (8086) BASED PROTECTION SCHEME FOR POWER TRANSFORMERS

by
RAJEEV JAIN



DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY KANPUR
JANUARY, 1990

MICROPROCESSOR (8086) BASED PROTECTION SCHEME FOR POWER TRANSFORMERS

A Thesis Submitted

in Partial Fulfilment of the Requirements

for the Degree of

MASTER OF TECHNOLOGY


by
RAJEEV JAIN

to the

DEPARTMENT OF ELECTRICAL ENGINEERING

INDIAN INSTITUTE OF TECHNOLOGY KANPUR

JANUARY, 1990



- 4 APR 1990

CENTRAL LIBRARY

4cc. No. A10787

EE-1990-M-JAI-MIC



CERTIFICATE

This is to certify that this work entitled MICROPROCESSOR (8086) BASED PROTECTION SCHEME FOR POWER TRANSFORMERS by Rajeev Kumar Jain has been carried out under my supervision and that this work has not been submitted elsewhere for the award of degree.

(Dr. L.P. Singh)

Professor

11 Jan.-1990

Department of Electrical Engineering Indian Institute of Technology Kanpur- 208016

India.

ACKNOWLEDGEMENTS

I am particularly grateful to my guide Dr.L.P. Singh who, in spite of my shortcomings, extended his kind support and blessings during my two years long stay at IIT/K. I sincerely hope I have come up to his, and other teachers', expectations, at least partly.

The two years spent in this institute have been much more than a mere knowledge gathering exercise-in that domain alone, however, I have gained much more than I have ever done elsewhere. Wider perspective of life is, inter alia, a contribution of this institute, which makes me feel transformed into a deeper and more thoughtful individual. The major part of credit for this goes to my beloved friend Amitabh Jain who rejuvenated, though unknowingly, my cryptic potentials and inspired me to join this institute.

Thanks are due to Dr.R.K.Verma, Dr.S.C.Shrivastava, Dr.G.K.Dubey, Dr. Sachchidanand and Dr.P.K.Kalra for behind the screen parts they played for me.

My hearty thanks to friends R.P.Gupta, P.V.K.Reddy, G.N.Madhu, J.Goswami, B.Hazarika, P.C.Nanda, J.P.Chaurasia, A.Chaturvedi and R.K.Pandey for their kind co-operation during my thesis work.

Thanks to my neighbours C. Seshadri, U.C. Joshi, Atul Namdev, P. Venkatesh and Hare Krashn for enriching me with their valuable suggestions, views and discussions during these years.

My other friends Rashmi Shukla, Sanjay Jain, S. N. Murty and Anindyo Cakraverty deserve special thanks who, in spite of not having direct concern with me, made my stay more colourful.

Thanks to staff members like Mr. Sadgopan for their help in course of the thesis work.

And, in the last, I bow in reverence not only to my beloved mother and father but also to my younger brother and sisters Bablu, Nitu and Mini who burdened themselves happily with cosequences of my weaknesses and mistakes and yet did their best possible to let me pursue my studies without worries.

-Rajiv Jain

ABSTRACT

The responsibility of modern power transformer protection system to provide a comprehensive coverage for more contingencies poses big challenge in the design Of digital relays. This is because of certain problems associated with the transformer like magnetizing and overvoltage inrush currents, tap changing provision, etc.

In view of the importance of choice of filters, Haar functions have been used to implement FIR filter.

A system has been configured around. Intel-8086 microprocessor to realize the digital relay. The possibility of optimum hardware requirement and high speed of operation along with versatility is demonstrated. Tap changing and variable bias factor have also been taken into account. The proposed microprocessor based relaying scheme is efficient, reliable and fast in operation. The scheme has been designed, fabricated and tested in the lab on a single phase transformer and it is found that it can operate in nearly 10 ms on 50 Hz base.

CONTENTS

ABSTRACT	vi
ABSTRACT	iì
	ii
LIST OF FIGURES vi	1
CHAPTER 1 INTRODUCTION	
CHAPTER 2 CRITICAL REVIEW OF EXISTING PROTECTION SCHEMES OF TRANSFORMERS	
2.1 Introduction	7
2.2 Faults in Power Transformer	7
2.3 Protection schemes used 1	0
2.3.1 The relay characteristics 1	3
2.3.2 Reasons for taking high bias	
factor for transformer 1	4
2.4 Overview of protection schemes 1	7
2.4.1 Review of various relaying	
algorithms 1	9
CHAPYER 3 PROPPOSED DIGITAL PROTECTION SCHEME OF	
TRANSFORMER	
3.1 Introduction 2	22
3.2 Preliminary 2	22

	3.3	LITTEL	Specifications	23		
		3.3.1	Choice of Filtering Technique	25		
		3.3.2	Haar Transform based filters	28		
	3.4	Propos	ed Relaying scheme	37		
		3.4.1	Basic scheme	37		
		3.4.2.	1 Tap changing	37		
		3.4.2.	2 Variable bias factor	38		
		3.4.3	Basic functional blocks of the	ne .		
			relay	38		
		3.4.4	Description of proposed relay	ying		
			relaying scheme	40		
		3.4.5	Hardware development	41		
		3.4.6	Software	47		
	3.6	Conclu	nclusion			
CHAPTER 4	CONC	LUSION		55		
REFERENCES				57		

CHAPTER 1

INTRODUCTION

The increased complexity, size and power rating modern power systems has burdened the protective system with the responsibility of providing greater comprehensive coverage for more contingencies than could be justified earlier. Moreover, that the protective systems play decisive role in the reliable operation of complex power svstem justify that developments in protection techniques should keep pace with the developments in primary systems and range of products employed for the solution of protection problems to be constantly adopted with regard to functional reliability.Hence,one of the tasks of protection engineer the conception of relaying scheme to carry out a variety of protective functions reliably and efficiently.

From the implementation point of view, the problem becomes further complicated and challenging inherent-and often conflicting - requirements reliability and fast operation of protection system.Conflicting because—in the case οf digital protection, the domain of present work-high reliability calls for relatively simple hardware, whereas fast opration may require complicated hardware. The advent of VLSI & VVLSI technology, however, has opened exciting new possibilities the area of protection systems.

Power transformer is an important element of the complex power system. Constant efforts on the part of the manufacturers to reduce their cost, weight and size have resulted in the use of new transformer core materials having higher saturation flux density and a sharp knee point on the B-H curve. also there is an increasing trend to reduce the ratio of saturation flux density to the working flux density from about 1.4 to 1.1. Hence, it is necessary that the protection scheme include protection against overfluxing as well. It is necessary that relay discriminates between inrush and fault conditions.

Though, highly reliable relays for transmission line protection, capable of operating in quarter cycle (5 ms) or less have been designed using travelling wave phenomenon, the same is not true for transformers because it requires unit protection scheme, such as differential relaying. Most of the recent efforts to produce differential relays have been limited either by computational speed requirements (mp 8085) or by limited memory capacity (2920, Analog Signal Processor, Ref. 30) or hardware multiplication which leads to poorer reliability.

Now-a-days very fast and powerful microprocessors like 8086,80286,80386 (Intel's) and 68000,68080,68010, 68020,68030 (Motorola's) are available in the market. Using these, multi-relay characteristics can be simulated along with advantages of fast operation and hardware optimization. Exploring the utility of mp8086 in

protection systems has been the chief motivation in inspiring this work. The aim is not to prepare a commercial prototype relaying scheme, because of some basic compromises and laboratory limitations in the work. As will be pointed out later, digital protection schemes offers several advantages over analog ones, and hence, the proposed scheme is a MICROPROCESSOR (8086) BASED, ON-LINE, DIGITAL RELAY FOR TRANSFORMER PROTECTION.

Percentage differential relays for protection of transformers were proposed as early as in 1931, by R.E.Cordray C13.Harmonic restraint to prevent false tripping due magnetizing inrush current was introduced soon after Canned by and Hayward in 1938 [2].A relay incorporating these features and a claimed tripping time of around 20 ms (i.e., nearly one cycle) after the occurrence of the fault was reported by Hayward in 1941 E3].Following this, several other schemes using analog components were added to the literature on the subject E3-41, until G.D.Rockfeller came out with landmark paper [10] in 1969, discussing the use of digital computer for,inter alia,transformer protection.This was followed by another paper in 1972 [11] by Sykes and Morrison, proposing a concrete scheme which could be implemented digitally and giving simulation results to evaluate its performance. This scheme used harmonic restraint to avoid tripping due to the magnetizing inrush current used infinite impulse response filters to harmonics.The resulting scheme was slow in operation and

carried with it all the drawbacks of the analog filters this by it.Later attempts recognized limitation and used digital filtering techniques as they also emerged for various other purposes like digital processing,image processing etc.In 1976,Malik,Dash and proposed the use of Fourier Transform Techniques [12] filtering purposes. Schweitzer, Larson and Flechsig used finite impulse response filters [13] for this purpose. Several papers by Degens E143, Torp and Phadke E153, Rahman and [16]discussed new ideas like rectangular transformations minimize multiplications or computational efforts, but still required complex circuitry for implementation.One the latest papers on the subject explores the use of Haar Transformations to achieve harmonic restraint [17] and proves the feasibility of such scheme.

The study of magnetizing inrush current and efficient algorithms for simulating it are essential for reliable relay design. The first detailed investigation of inrush current and the factors on which it depends was carried out by Blume et al [19].Detailed analysis and experiments were carried out determine the to effect of inrush current on relaying [20].Specht suggested some empirical relations to simulate inrush current single phase in a transformer 1951 [21].Sonnemann et al [22] pointed out that the inrush phenomenon in three phase transformers is more complicated than single phase transformers, and some additional considerations are involved. They investigated the suitability of harmonic restraint for relaying and determined the worst possible waveform against which differential relay has to be tested. Several papers on inrush phenomenon in three phase transformers followed this work including one by Spec ht [23]. The most recent approaches reject any functional expression for inrush current, and emphasize that a set of differential equations has to be solved numerically to simulate inrush current more accurately [24].

References [25] and [26] have used for Infinite Impulse Response filter design while references [27-30] pertain to digital signal processing and Haar function filtering. In the present work the actual hardware design has been carried out using [31-32].

The present work (reported in the thesis) is organized into four chapters, starting with the current one on Introduction.

Chapter 2 reviews critically the existing protection schemes for transformers. Various possible faults are enumerated briefly. Relays to protect the transformer against these faults are described objectively. Some operational problems arising from the implementation point of view have also been discussed.

Chapter 3 is devoted to the proposed digital Proection Scheme of transformer using mp 8086.this chapter is broadly divided into two parts. The first one deals with selection and design of the filters that are to be used for obtaining the fundamental components of differential and mean through

fundamental components of differential and mean through currents, and the second and fifth harmonic components of the differential current. Haar function based FIR filters have been chosen in the present scheme. The second part describes the actual implementation in detail. The hardware design and software developed are also discussed therein. The chapter concludes with performance evaluation of H/W & S/W of the relaying scheme.

Finally, chapter 4 concludes the work with whatever we have been able to achieve and also what we could not. As pointed out earlier the endeavour in this work is not to develop a commercial prototype relaying scheme, but only to demonstrate the feasibility of hardware optimization, with faster speed while retaining the benefits of earlier designs and improving upon them. However, a lot more remains to be done and some suggestions for future work have been given at the end of the chapter.

CHAPTER 2

CRITICAL REVIEW OF EXISTING PROTECTION SCHEMES OF

TRANSFORMERS

2.1 INTRODUCTION

Initial part of this chapter deals with a brief description of the faults that are likely to occur in a power transformer. Various protection schemes available for protecting the transformer against these faults have been outlined. The problems associated with the implementation of these schemes like, inrush magnetizing current, over excitation

inrush current, etc. have been pointed out. Finally principle of digital protection schemes being explored now-a-days is discussed briefly.

2.2 FAULTS IN A POWER TRANSFORMER

All cases of abnormal operation (18) in a transformer can be divided into two categories:

- 1. External Faults
- Internal Faults.

. Former category includes problems like short duration

overloading, short circuits external to the transformer, etc.

The primary protection schemes must not operate in such cases.

Internal faults can be divided into the large groups :

(a) INCIPIENT FAULTS :

Though initially these are of a minor nature but slowly they may develop into major fault causing damage to the transformer. Examples of such faults are,

- (1) Power electrical connection of conductors or a core fault causing limited arcing inside oil.
- (2) Coolant fail re.
- (3) Improper oil flow, causing local hot spots developments.
- (4) Regulator faults and improper load sharing between parallel transformers causing overheating.

(b) SERIOUS FAULTS :

These can be detected by unbalance of voltage or current at transformer terminals. They can cause immediate damage to the transformer. These are as shown below.

- (1) Phase to phase fault on HV,LV (external) terminals
- (2) Phase to earth fault on HV,LV (external) terminals.
- (3) Phase to phase fault in HV,LV winding.




Fig.(2.1) FAULTS IN A TRANSFORMER




Fig.(2.2) DIFFERENTIAL PROTECTION OF TRANSFORMER

- (4) Fault in HV or LV windings (Phase to earth).
- (5) Short circuit between turns of HV or LV windings.
- (6) Earth fault on a tertiary winding
- (7) Short circuit between turns of a tertiary winding.

These faults are symbolically represented as shown in the Fig.(2.1).

- (9) Sustained system earth fault, and
- (10) Sustained system phase to phase fault are examples of external faults.

2.3 PROTECTION SCHEMES USED

For protection of transformer against external faults slow blowing fuses and thermal relays and o.c. relays (back-up protection) have been adopted. The primary transformer protection scheme should not operate in such events. The O/L (overload) fuses shown in the figure 2.2 also provide the back-up protection against through fault, which when sustained can cause damage to the transformer.

Protection against group (a) type of internal faults can be provided by gas relays called Buccholz relay, which has been used widely for several decades now. The relay also responds should the oil level fall due to blockage from the tank. The only limitation is regarding positioning of the relay at the correct angle.

Group (b) faults require fast disconnection. Relays designed for group (b) faults generally will not operate for group (a) faults, and relay designed for group (a) will not be fast enough for group (b) faults. Thus, protection schemes for both the groups are not alternative but supplement to each other.

For group (b) faults, different protection schemes used are as shown below,

- (1) Translay protection ,
- (2) Magnetic balance protection
- (3) Self-stabilizing magnetic balance protection
- (4) Differential protection
- (5) Biased (percentage) differential protection.

The former three are, however, obsolete now.

The general idea involved in differential protection is to compare operating quantity (voltage or current) at the input and output ends of the equipment being protected. This is a vector comparison, since the quantity being compared has a magnitude and phase angle associated with it. Tripping is initiated if the magnitude of the difference exceeds a pre-determined constant value (or base value).

For a transformer the scheme can be implemented as follows (shown in Fiq(2.3)).

Both CTs in above scheme are identical, having the same turn ratio, and I1'and I2' represent the currents at two ends of winding. I1 and I2 are scaled down version of I1'and I2', respectively. The tripping condition is,

$$|\overline{I}_2 - \overline{I}_2| \ge k$$
 ; where, k- a constant (base value)

The problem with this scheme is that at large current due to close by external faults even though I1' and I2'are equal, I4 and I2 may be significantly different due to CT errors caused by different level of saturation of CTS. To avoid this, a relaying scheme called percentage (biased) differential protection or BDP is devised in which the magnitude of $(\overline{I}_4-\overline{I}_2)$ operating quantity and the mean through current $(\overline{I}_4+\overline{I}_2)/2$ restraining quantity are compared. The tripping criterion now becomes,

$$|I_4-I_2| \ge ... S |I_4+I_2/2|$$
 S - bias factor

Practically, the two CTs have to be of different turn ratios because I4' and I2' are not equal for normal operation If N_4/N_2 is the turn ratio of the power transformer being protected then $I_4/I_2=N_2/N_4$, ignoring magnetizing current which is small as compared to load currents.

Hence, turn ratios of the CTs are in the same proportion as the turn ratio of the power transformer being protected.

Further, to take care of the phase shift due to different winding connections on the two sides of the main transformer, the CTs are connected with opposite connections as shown in Fig.(2.).

2.3.1 THE RELAY CHARACTERISTICS :

Threshold characteristics of aPBD relay are now examined.

Let current I₁ is the reference, i.e., $\overline{I_1} = \overline{I_2} \neq \emptyset$ and $\overline{I_2} = \frac{1}{2} \neq \emptyset$, then

$$I_1 + I_2 = I_2 - \frac{\phi}{\phi} + I_2 - \frac{\phi}{\phi}$$

$$= I_1 + I_2 \cdot (\cos \phi + j \sin \phi) \qquad ...2.1$$
and
$$I_2 - I_2 = I_1 - I_2 \cdot (\cos \phi - j \sin \phi) \qquad ...2.2$$

The threshold condition is

$$|\overline{I}_4 - \overline{I}_2| = \frac{1}{2} S|\overline{I}_1 + \overline{I}_2|$$
 ...2.3

Squaring both sides, we get

$$\left|\overline{I}_{4} - \overline{I}_{2}\right|^{2} = \frac{1}{4} S^{2} \left|\overline{I}_{4} + \overline{I}_{2}\right|^{2}$$
 ...2.4

Substituting from earlier expressions: $(I_{L}-I_{R} Cos\phi)^{2}+(I_{R}Sin\phi)^{2}=\frac{S^{2}}{4}\Gamma(I_{R}+I_{R} Cos\phi)^{2}+(I_{R}Sin\phi)^{2}$

...2.5

Dividing by It and simplifying:

$$(1 - \frac{S^2}{4})(\frac{I_2}{I_4}) + 2(1 + \frac{S^2}{4})(\frac{I_2}{I_4})\cos\phi = \frac{S^2}{4} - 1$$
 ...2.6

Dividing by $(1 - \frac{S^2}{4})$ and then adding $(\frac{4+S^2}{2})$ to both the sides,

$$\frac{I_2^2}{I_1^2} + 2\left(\frac{I_2}{I_1}\right)\left(\frac{4+S^2}{4-S^2}\right)\cos\varphi + \left(\frac{4+S^2}{4-S^2}\right) = \left(\frac{4+S^2}{4-S^2}\right) - 1 = \frac{10S}{\left(4-S^2\right)^2}$$

Now, let.

$$C = \frac{4+S^2}{4-S^2}$$
, $\gamma = \frac{4S}{4-S^2}$ and $\beta = \frac{I_2}{I_1}$ then, substituting in above

$$\beta^2 - 2\beta C \cos \phi + C^2 = \gamma^2$$
 ...2.8

This is equation of a circle in polar co-ordinates.

2.3.2 REASONS FOR TAKING HIGH BIAS FACTOR FOR TRANSFORMERS

The bias factors for transformers varies from 0.1 to 0.5 while that for generators it is in the neighborhood of 0.05. Following are the reasons for this:

(1) - MAGNETIZING STEADY STATE VALUE CURRENT

A permanent mismatch is created between primary and secondary sides due to this component of current (nearly 5% of F.L.current).

(2)- <u>C.T.CHARACTERISTICS</u>:

Due to standardization of CTs available in the market, finding one with exact turn ratio is not possible. This leads to difference in the currents supplied to relay even under normal conditions.

Moreover, due to different turn ratio of CTs used, the cores may not saturate to the same extent in the event of high mean through currents resulting from a close-by external fault. This may lead to error in the current being monitored.

(3)- TAP CHANGING

CTs are not provided with tap changing provision which is available on power transformers and hence the unbalanced current may flow through differential relay as the transformer turn ratio is changed from nominal value, using tapping, to improve the voltage profile.

The following phenomena lead to false operation of the relay:

MAGNETIZING INRUSH CURRENT :

This current flows in primary windings when the transformer is switched on with secondary windings open circuited. The magnitude of this current may be 10 to 15 times the rated current and may last for nearly 2 seconds as this current decays very slowly due to large magnetizing

inductance.

The phenomenon is much more complex in $3-\phi$ transformers, because the current flowing in one winding is dependent on the currents in other windings as well.

Factors affecting the magnitude of the magnetizing inrush current are as follows:

- (1) quality of steel used for core construction,
- (2) the level of residual magnetism,
- (3) its polarity,
- (4) the instant of switching-in [19-24].

For relaying purpose, it is sufficient to know that the second harmonic contents of inrush current waveform is never expected to be less than 16% [22] of the fundamental; for both $1-\phi$ and $3-\phi$ transformers. This phenomenon has been used to discriminate current imbalances due to internal faults and due to inrush currents.

The 'Kick fuse' shown in Fig.(2.4) is also used in circuit only during the period of switching-in.

OVERVOLTAGE INRUSH CURRENT :

Over voltages as high as 20 to 50% result from sudden loss of load. Since modern transformers operate near saturation flux levels, such over voltages cause a very large increase in excitation current which may be as large as 10 to 100 times. It may sustain for long and may cause false operation of a differential relay.

Third harmonic contents in this case increase considerably. Though, this can be used for overvoltage inrush recognition, it is not always available because of delta connections. Thus, relaying operation can be by using only fifth harmonic, which is also present in overvoltage inrush excitation current to a significant extent. Third harmonic monitoring needs additional hardware.

The imbalance between primary & secondary due to above factors is annulled by taking higher value of 'S'. False operation of relay due to magnetization and overvoltage inrush currents can be prevented by monitoring the second and fifth harmonics of the differential current respectively.

2.4 OVERVIEW OF PROTECTION SCHEMES :

Initial differential relays were electromechanical.

These suffered from following disadvantages:

- (1) higher burden on instrument transformers (CTs and PTs)
- (2) slow operation
- (3) contact racing and pitting
- (4) high maintenance requirements
- (5) false operation due to shocks or vibrations caused by external factors such as movement of Diesel or electric locomotives, tram cars or earthquakes etc.

With the development of electronic valves, some electromechanical relays were replaced by electronic ones. This is because of the following reasons:

- (1) imposed low burden on instrument transformers
- (2) had no contacts or moving parts
- (3) were easy to maintain
- (4) were very fast in operation
- (5) have none of the drawbacks of electromechnical relays.

In spite of this, they did not find very easy acceptance, because of drawbacks like high quiescent power consumption, very high battery voltage requirement, voluminous circuitry, and uncertain life of valves.

As a result, valves were replaced by transistors as soon as they became available. These static relays proved to be :

- (1) stable
- (2) reliable
- (3) compact in size
- (4) cheaper
- (5) faster in operation
- (6) shock-proof
- (7) requiring very little power & maintenance (repair)
- (8) more sensitive
- (9) permitting the use of smaller and simple CTs
- (10) realizing more sophisticated characteristics.

The only major drawbacks of static relays are,

- (1) complexity
- (2) change in threshold characteristics with time and use (aging effect).

Both these problems have been overcome with the

introduction of digital relays. There has been increasingly tendency to use these relays ever since the advent of microprocessors. Initial schemes proposed the use of off-line central digital computer for protection. More recent efforts focus on inexpensive, reliable, very fast microprocessor based relays. The main advantages of these relays are:

- (1) possibility to realize different types of sophisticated threshold characteristics of relays with the same piece of hardware or with the minimum changes in hardware.
- (2) Easy to change the setting of the relay for alternation in system conditions.
- (3) Ability to check correctness of input & data missing or incorrect information (self correcting).
- (4) Possibility of interfacing with other devices.
- (5) Less maintenance is required.
- (6) It reduces relay types, spare parts & documentation.
- (7) It can give fault reports without specially designed devices for post fault analysis.
- (8) Impose very low burden on CTs unlike electromagnetic types.
- (9) While the cost of conventional relay is steadily rising, those of digital processors suitable for apparatus of protection are slowly decreasing.
- (10) Self checking type.

2.4.1 REVIEW OF VARIOUS RELAYING ALGORITHMS :

These are algorithms using flux restraint or differential equation models of transformer. In most of the cases, it is essential to measure currents in all transformer windings to use algorithms. They also use either B-H curve data or equivalent circuit parameters.

The flux restraint scheme, suggested by Phadke & Thorp [231], uses flux current relationship of the transformer to obtain the restraint function. It was claimed that it leads to a secure transformer protection algorithm. As the flux level is direct measure of saturation, it is the most basic variable to be used to generate restraint function.

As far as the filtering is concerned, techniques Ha ar function, Walsh function & Kalman filtering has been used. The digital protection scheme using Walsh transformation [33] uses even & odd rectangular waves the fundamental and second harmonic component extracting phasor from sampled values of primary & secondary currents transformer. This, however, does not provide protection against overvoltage inrush current. The Kalman filtering technique [34] for designing protection algorithm used space models of sinusoidal and decaying d.c. signals. The results shown in the paper were satisfactory. However, it is not known whether the technique has been used to design protection scheme. The present work uses Haar filtering to be described later.

New techniques describes a 1- ϕ transformer relay that uses time based logic to discriminate between magnetizing

inrush & internal faults. Three such relays are needed for differential protection of 3-phase transformer.

Recently a new algorithm is proposed by Sachdev et al. [32], it does not use the presence of harmonic currents or B-H curve or equivalent circuit parameters, to restrain the relay during magnetizing inrush unlike previous algorithms. suitable for situations it either is or net measure the winding currents. It exploits the fact that electromagnetic equations of a transformer are differential equation of voltages, currents and mutual flux linkages. The equations are valid during magnetizing inrush, normal . operating conditions and external faults. However, they not valid during internal faults. As the mutual flux linkages of the primary and secondary winding of a single phase each phase of a three phase transformer) represent equal voltage/turn, the approach also takes into consideration non-linearity of the transformer core without explicitly using this characteristic in algorithm. This makes algorithm complicated & computationally more efficient.

It is claimed that the algorithm successfully blocks tripping during magnetizing inrush & external faults and issues trip commands on occurance of internal faults. It, however, also does not take care of overvoltage inrush current. It is as sensitive to low level faults as to high level ones. Computational requirements are modest.

CHAPTER 3

PROPOSED DIGITAL PROTECTION SCHEME OF TRANSFORMER

3.1 INTRODUCTION

The present chapter discusses the proposed relaying scheme for the protection of transformer. It is a novel relaying scheme using microprocessor 8086 and digitalfilter based upon Haar Transform has been used to monitor fundamental, 2nd and 5th harmonics component of the current. The microprocessor based relaying scheme has been designed, fabricated and tested in the lab.

3.2 PRELIMINARY

While writing the tripping criterion to PBD relay, viz.,

$$|\overline{I}_{1} - \overline{I}_{2}| \geq S \left| \frac{\overline{I}_{1} + \overline{I}_{2}}{Z} \right|$$

it is explicit that Is and Is are pure sinusoidal waveforms. This, however, is not true in practice where the current waveform consists of both, the fundamental as well as several harmonic components and hence the resulting wave can be used only if fundamental components of differential and mean through currents are obtained by appropriate filtering scheme. The condition for tripping, now becomes,

$$|\overline{1}_4 - \overline{1}_2|_{4 \ge S} \frac{\overline{1}_4 + \overline{1}_2}{2}$$
 3.1

Also, to make the relay immune so as to avoid tripping due to magnetizing and overvoltage inrush currents, second and fifth harmonic components which are contained in these currents, are also needed. On the basis of results obtained by Rockfeller et al. (22), the inrush condition exists when,

$$|I_4 - I_2|_2 \ge 0.16 |\overline{I}_4 - \overline{I}_2|_2$$
 3.2
AND/OR

$$|I_4 - I_2| \ge K |\overline{I}_4 - \overline{I}_2|$$
 3.3

Combining the above three conditions (Eqns. 3.1 - 3.3), the final tripping criterion will be as shown below,

$$|\overline{I}_{4} - \overline{I}_{2}|_{4} \ge S \frac{\overline{I}_{4} + \overline{I}_{2}}{2}$$
AND
$$|\overline{I}_{4} - \overline{I}_{2}|_{2} \ge 0.16 |\overline{I}_{4} - \overline{I}_{2}|_{4}$$

$$3.4$$
AND/OR
$$|I_{2}|_{5} \ge K |\overline{I}_{4} - \overline{I}_{2}|_{4}$$
where K is a scalar.

This tripping criterion makes the relay inrush proof. This task can be algorithamised in the following ways.

- (i) Obtain samples of I4 and I2, convert them to the digital form and determine (I4-I2) and $(\frac{I4+I2}{2})$.
- (ii) Extract RMS valves of (I₁-I₂), (I₁-I₂), (I₁-I₂), (I₁-I₂), and $(\frac{I_1-I_2}{2})$.
- (iii) Trip after testing tripping criterion of Eqn. 3.4.

The relaying scheme is represented by the block diagram shown in Fig.(3.1).




Fig.(3.1) BLOCK DIAGRAM OF PERCENTAGE DIFFERENTIAL RELAY

3.3 FILTER SPECIFICATIONS

It is evident, that, in the present relaying scheme three filters viz. 50 Hz, 100 Hz, 250 Hz Band Pass need to be designed.

filter 50 100 The 250 Hz must reject Hz and Hz frequencies adequately . If 30 dB is the attenuation of and 100 Hz, by 250 Hz filter, the 'leakthrough' will be around 3%, that appears reasonably small. We assume that we around 30 dB attenuation for 50 Hz and 100 Hz. Similarly, 100 Hz BPF can also be designed for 30 dB attenuation for 50 100 and 250 Hz components.

Hence 250 & 100 Hz filters can be specified as the ones which have the center frequencies of 250 Hz and 100 Hz & provide nearly 30 dB attenuation at 50 Hz, 100 Hz & 250 Hz and at other frequencies. The frequency response is not of any great importance to us, but all harmonics and offset must be attenuated sufficiently.

The constraints on 50 Hz filter will be much less stringent, because the 50 Hz component dominates all other components of the signal in the power system. Hence 250 and 100 Hz filters are bottleneck in improving response time. The filtering technique and their choice is discussed in the following para.

3.3.1 CHOICE OF FILTERING TECHNIQUE :

Two types of digital filters are in practice viz-

Filter Type	Order	3 dB BW	5% settling time
Butterworth	2 3 4 5	15.0 25.0 32.0 37.5	97.2 74.2 93.2 89.8
	6 7	42.2 45.0	88.9 107.6
Chebyshev,0.01 dB	2 3	15.0 25.0	56.7 72.2
	4	37.5	74.1
	5	44.1 -	72.5
	6	50.0	71.5
	7	55.0	85.0
	8	59.0	85.9
Legender	Ë	14.4	62.1
	3 4	27.3 37.7	62.0 56.2
	5	45.7	72.0
	6	51.9	69.9
	7	56.9	80.4

TABLE 2.1 COMPARISION OF VARIOUS ANALOG FILTERS

non-recursive filters, where the output is a function of only the previous & present inputs. They are also called Finite Impulse Response filter. The other, recursive filter (Infinite Impulse Response) filter are the ones where, by using feedback, the output becomes a function of past & present inputs & outputs.

Though the traditional approach has been to use IIR filters whose design involves transforming an analog filter into a digital filter that meets the prescribed specifications, they offer disadvantages like non-linearity in phase.

On the other hand, FIR filter offer several advantages. They can be designed to have exactly linear phase, thus preventing any phase distortion of the input signal. Due to their non-recursive nature, FIR filters are always stable. However, a strong disadvantage is that a large number of delay elements are needed to obtain a sharp cutoff, thereby requiring a large amount of processing.

Another option left open is to use any one of the transform domains employed in image processing. A brief comparison of these transforms is given in table (3.1), which is reported partly from (27).

A fourier transform would give the harmonic amplitudes directly. If we use any other transform & wish to obtain the harmonic contents some subsequent processing will be required. The table (3.2) indicates that Haar transform achieves a drastic reduction in the required computational efforts. This is born out by previous attempts using F T (12) & Haar transform (17).

In view of the facts mentioned above, it will be desirable to use Haar transform for filtering. A brief review of Haar functions & their use in digital filtering follows.

3.3.2 HAAR TRANSFORM BASED FILTERS :

The Haar functions form a complete set of orthogonal rectangular functions. Introduced by Hungarian mathematician Alfred Haar, it describes a set of orthogonal functions, each taking essentially two values & yet providing an expansion of a given continuous function, which could be made to converge rapidly & uniformly. These functions provide some computational advantages in certain areas of communication, image coding and digital filtering.

For a time interval $0 \le t \le T$, the Haar function is defined as,

HAR(
$$Z^{P}+n,t$$
)=
$$\begin{cases}
\sqrt{2^{p}} & \text{for } \frac{n}{2^{p}} \leq t \leq (n + \frac{1}{2})/2^{p} \\
-\sqrt{2^{p}} & \text{for } (n + \frac{1}{2})/2^{p} \leq t \leq (n+1)/2^{p} \\
0 & \text{otherwise.}
\end{cases}$$

The first 16 Haar functions are shown in Fig. (3.2).

It can be shown from the definition that $f_0^{\bullet} HAR(m,t) HAR(n,t) dt = \begin{cases} 1 & \text{for } n=m \\ 0 & \text{for } n=m \end{cases}$

This constitutes the property of orthogonality. The proof of completeness is given by Haar (28). Thus, Haar functions as described above form a complete set of orthogonal functions.

Any given continuous periodic function, with a time

period T=1, can be synthesized from a Haar series by

$$f(t) = \sum_{n=0}^{\infty} C_n HAR(n,t)$$
where, $C_n = \int_0^1 f(t) .HAR(n,t) dt$
3.5

The convergence features of Haar series have been shown by Alexits (29). It has been shown by Shore (30)that, a comparatively smaller number of terms are necessary to approximate a waveform using the Haar series.

If a function is f(t) is specified by N samples (X4,X2 X3...Xn) during a time period, a Haar series can not be used for it. However, a discrete Haar transform and its inverse can be defined from Eqns.(3.5 and 3.6) as,

$$X_{n} = \frac{1}{N} \sum_{i=0}^{N-1} C_{i} \text{ HAR } (n,i/N)$$

$$C_{i} = \sum_{n=0}^{N-1} X_{n} \text{ HAR } (n,i/N)$$

$$i,n=0,1,2,3,...,N-1$$

Written in the matrix form , these equations become ,

$$EX \supset_{N\times 1} = {}^{1} EH \supset_{N\times N} EC \supset_{N\times 1} ...3.7$$
and
$$-1$$

$$EC \supset_{N\times 1} = EH \supset_{N\times N} EX \supset_{N\times 1} ...3.8$$

-1
where,CHJ is the Haar function matrix and CHJ is its
-1
inverse. CHJ is simply given by the transpose of CHJ,because




Fig.(3.2) FIRST 16 HAAR FUNCTIONS

of the orthogonality property. For N=16, the matrix CH3 will be

If this transformation is carried out directly, N^2 operations are required. However, if a factorisation algorithm similar to the one used for fast Fourier Transform is used , the total number of operations can be reduced to 2(N-1). A diagram for the 16 point fast Haar Transform is shown in Fig. (3.3). The solid lines are addition and the broken lines are subtraction at the nodal points. The multiplications

have all been delayed until the transformation is complete. The Haar coefficients are as follows:

 $C_{14} = C_{14}/272 = X_{12}-X_{13}$

C₁₅= C15/2/2 = X₁₄-X₁₅

the above scheme, the Fourier series coefficients can be obtained as derived below:

Let,

$$f(t) = F_0 + \sqrt{2}F_1 \sin \frac{2\pi}{T} t + \sqrt{2}F_1 \cos \frac{2\pi}{T} + \sqrt{2}F_3 \sin \frac{2\pi}{T} + \sqrt{2}F_4 \cos \frac{2\pi}{T} t + \dots$$

$$+ \sqrt{2}F_4 \cos \frac{2\pi}{T} t + \dots$$
...3.9

It can be assumed , without loss of generality, that the fundamental time period T=1. The coefficients F_1, F_2, \ldots are given by

$$F_1 = \sqrt{2} \int_{0}^{1} f(t) \sin 2\pi t dt$$

$$0$$

$$F_2 = \sqrt{2} \int_{0}^{1} f(t) \cos 2\pi t dt$$

$$0$$

Now, $f(t) = \sum_{n=0}^{\infty} C_n HAR$ (n,t). It follows from equation above that

$$F_1 = \sqrt{2} \int_{0}^{\infty} \sum_{n=0}^{\infty} C_n HAR(n,t) J \sin 2\pi t dt$$

$$= 0.9C_1 + 0.1865(-C_4 + C_5 + C_6 + C_7) + \dots$$

We are using discrete Haar transform with N=16, hence

$$F_1 = 0.9C_1 + 0.1864(-C_4 - C_7) + 0.1816(C_5 + C_6)$$

$$F_z$$
=0.6366(C_z - C_3)+ 0.1864(C_4 + C_5 - C_6 - C_7)
+0.03705(C_8 + C_{11} - C_{12} - C_{15})+ 0.0896(C_9 + C_{10} - C_{13} - C_{14})

$$F_4 = 0.6366(C_4 - C_5 + C_6 - C_7) + \dots$$
 ...3.13

$$F_{5} = 0.18C_{1} + 0.1273(C_{4} - C_{5} - C_{6} + C_{7}) + 0.1347(C_{8} - C_{11} - C_{12} + C_{15})$$

$$+ 0.3252(C_{9} + C_{10} + C_{13} - C_{14})$$

$$...3.14$$

$$F_{6} = 0.1273(-C_{2} + C_{3}) + 0.1536(C_{4} + C_{5} - C_{6} - C_{7})$$

$$+ 0.3252(-C_{8} - C_{11} + C_{12} - C_{15}) + 0.1347(C_{9} + C_{10} - C_{13} - C_{14})$$

The modified Haar coefficient (C_0,C_1,\ldots) are to be used to write the final relations for F.s.

The RMS values of the first second and fifth harmonic are given by

$$A_1 = \sqrt{F_1^2 + F_2^2} \qquad ...3.16$$

$$A_2 = \sqrt{F_3^2 + F_3^2} \qquad \dots 3.17$$

$$A_5 = \sqrt{F_4^2 + F_5^2}$$
 ...3.18

The frequency response of the filter so obtained is found to be satisfactory C371. The response is such that all undesirable frequencies are rejected adequately, if the operating frequency is 50 Hz.Performance degrades severely

with change in frequency.

The feasibility and attractiveness of Haar Transform based filters is exploited here in designing the digital relay.

3.4 PROPOSED RELAYING SCHEME

This part describes the actual integrated solution that has been implemented to overcome most of the difficulties envisaged and presents the results of some studies carried out to determine the performance of the relay . The scheme developed at present is for single phase transformer which could be extended to $3-\phi$ transformers with modifications. The scheme has been implemented on intel's 8086 processor.

3.4.1 BASIC SCHEME

Current imbalance between primary and secondary CTs may occur either because of an internal fault or due to inrush current caused by overvoltage. The relay has to sense the actual situation using the samples and accordingly has to take the decision of tripping or no-tripping. To meet the time constraints, for the processing time, the 16-bit Intel's 8086 microprocessor has been used.

3.4.21 TAP CHANGING

To account for the mismatch created by tap changing in a power transformer, one of the sampled current is multiplied by a correction factor. For this purpose an analog input, indicating a tap setting, is provided to the relay. The value of this third input can be varied between +1.0 and -1.0, and the correction factor used is $(1+\frac{TAP}{R})$ in other

words, samples of I_{\perp} are replaced by $I_{\perp}(1+TAP/8)$. With this provision , tap setting changes up to \pm 12.5% from the nominal value can be incorporated.

3.4.24VARIABLE BIAS FACTOR

The problems of current transformer mismatch etc. are less severe when the currents I4 and I2 are small this means that we can use a smaller value of bias factor 'S'when the mean through current $\left(\frac{\text{I4}+\text{I2}}{2}\right)$ is small, leading to more sensitive relaying. However , 'S' has to be increased as the mean through current becomes larger and CTs begin to saturate.

The bias factor used here is directly proportional to the mean through current and is given by

$$S = \left(\frac{I_4 + I_2}{2}\right)_{rms} + 0.0625$$

It can be noted that, for the relay developed, S can vary between 0.065 & nearly 0.77 under the worst possible condition For normal load currents S will be nearly 0.10 to 0.72.

3.43 BASIC FUNCTIONAL BLOCKS OF THE RELAY:

This is shown in figure(3.3) . The essential features of the blocks are described below

a. A/D/CONVERTER:

This converts an analog input signal into 12 bit-binary number .The conversion starts when control signal comes form the digital controller blocks .At a given instant of time ,one

٠, ٠,




FIG.(3.3) BASIC FUNCTIONAL BLOCKS OF PROPOSED RELAY

of the 6 (in present scheme 2) is selected using 6 channel multiplexer.

b. μP BASED DIGITAL CONTROLLER:

This is implemented in a 16-bit, Intel's 8086 Micro processor .It communicates with other blocks through appropriate control signals.

c. TRIPPING SIGNAL GENERATOR :

This function is performed by microprocessor itself. After performing filtering operation and comparing various harmonic components ,it sends out tripping command (if it so decides) through I/O port to controller block .

d. POWER CIRCUIT INTERFACE :

This consists of current driver stage .It is used to reduce loading on the I/O chip.

3.4.4 DESCRIPTION OF PROPOSED RELAYING SCHEMES:

The detailed block diagram of the relaying scheme is shown in Fig.(3.).

As discussed earlier, the current samples are used to take the tripping decision. For sampling, the current is stepped down by CTs. The current is now passed into air core transformer known as transactor to convert current into voltage signals. One of these 6 signals is passed to the A/D converter, at any instant. The ADC sends a 12 bit digital output to I/O interface consisting of ports PPI 8255A-1. This

is accomplished by ANDing an End Of Conversion (EOC) signal to the microprocessor via interrupt controller PIC 8259.This signal interrupts the microprocessor which invokes an interrupt service routine (ISR) to fill the current data from A/DC into one of its buffers.After filtering data from channel, a channel select signal to next channel of the MUX and a convert start pulse is issued to ADC by microprocessor through ISR.A second buffer stores the second channel data, and so on for all channels . The channel inputs are taken from two windings of the transformer .Initially 16 samples are stored and afterwards each oldest sample is replaced by the sample. Thus the main program always finds the buffer full. The main program performs filter and decisive operations using these buffer data and outputs its decision of tripping or no tripping.

A Timer (8253) is programmed for outputting Convert Start pulse to A/DC at the required sampling intervals (20/16). The whole process, starting from filling in the buffer with latest data, is closed looped.

The design of the relay involves two aspects- Hardware and Software development. These are briefly discussed in the following para.

3.4.5 HARDWARE DEVELOPMENT :

The detailed working of various blocks of Fig.(3.4) is described below.




Fig.(3.) DETAILED BLOCK DIAGRAM OF THE RELAY

a. MEASUREMENT AND DETECTION:

It consists of three sections-Transducer, Multiplexer and .

12 bit A/D Converter as shown in Fig(3.5).

b. TRANSDUCER :

The circuit diagram of transducer is shown in Fig. (3.). The primary and secondary line currents are stepped down using Current Transformer. These current signals are sensed by converting into voltage signals using Sensing Registers or transactors. These signals, proportional to currents flowing through them, are fed to MUXes after passing them through isolation transformers.

c. MULTIPLEXER :

The six voltage signals are the input to two MUXes (4052).Output of these goes again to a third MUX outputting one channel at a time. The MUX channel are controlled using channel select control word from PPI-8255 port C (lower). Table (3.) shows the combination of channel select bit used for selecting the channels.

d. A/D CONVERTER :

The analog signal from the channel , selected by MUX reaches ADC (AD 578) which converts the analog signal into an equivalent 12-Bit digital signal. The AD-578 has been connected in bipolar mode($\pm5V$) to read both positive and negative values of the analog signals and gives minimum conversion time of approx. 3 μ s. A convert start pulse generated

Analog Signals (From Current Transformer)




Fig (3.) 6 TO 1 MULTIPLEXING AND A/D CONVERSION

by timer (8253) starts the conversion at its falling edge. The 12-bit output is read by software through ports B and C(lower) of PPI-8255 and is stored in memory buffer for further processing.

e. I/O INTERFACE AND MICROCOMPUTER

The I/O interface ,a link between external circuit and microcomputer, comprises programmable interrupt controller (PIC 8259) , a programmable peripheral interface (PPI 8255) and a programmable interval timer (PIT 8253). A PPI consists of three programmable ports A, B, C as inputs and outputs. PIC 8259 , PPI and PIT are connected to microprocessor by an 8-bit bidirectional data bus. They are also connected to the appropriate control lines, Fig. (3.6) . After interrupt request (intr) is received by μP and ISR is executed to fill the buffers as explained earlier.

Pt. B and C (lower) programmed as input ports, are used for receiving for 12-bit digital word from the output of ADC.

Pt. C's bits are used for outputting control signals in the present work. The configuration is given in table 3...

The timer is programmed to output the convert start pulse to ADC at an interval of 20/16 ms. The BCD count used for this purpose is 2048.

16-bit Intel-8086, Vinytics kit is used as microcomputer. This is connected to PC-XT through a serial interface using RS-232 connector. The kit and PC are interfaced by a software package named as PC-KIT, developed in the department of Electrical Engg. at IIT Kanpur. The




FIG.(3.) I/O INTERFACE AND MICROCOPROCESSOR

on the PC using Microsoft Assembler and executing the code after downloading it into the kit,i.e.,it provides an interactive environment for the kit through PC-XT.

f. POWER CIRCUIT INTERFACE

It is an intermediary stage between the control circuit and power circuit as shown in Fig.(), the output tripping signal is passed through a transistor Darligton pair to provide current boost , thus reducing loading on I/O chip.

3.4.6 SOFTWARE:

This section explains briefly the S/W developed to realize digital relaying scheme. There are two sub-sections:

-Main Program

-ISR Program

a. MAIN PROGRAM :

Flow Chart of main program is shown in **fIG.(3.8).** This program initializes all I/O Ports, counter, interrupt controller. A flag set by ISR then read. The processing starts, the decision is taken and then μP executes wait loop till interrupt occurs.


b. ISR :

This is shown in Fig. (3.9). This Program starts getting executed after μP receives an interrupt from from ADC through PIC tasking the μP to input the latest data of the currently

active channel. After filling in the data in a buffer another channel is enabled and similarly its data is also started. Finally the channel is set to the original value and ISR returns control to main program.

3.5 CONCLUSION :

The proposed relaying scheme using 8086 μP has been designed, fabricated and tested in the lab. The relaying scheme is reliable efficient and fast in operation. It gives trip command within 10ms.






Fig.(3. 8) MAIN PROGRAM FLOW CHART




FIG.(3.9) ISR FOR FILLING BUFFERS (3-φ XMER)




Fig.(3.) ISR FOR FILLING BUFFERS (1- ϕ X_{MER})




FIG.(3.10) ISR FOR SENSING TAP POSITION

CHAPTER 4

CONCLUSION

present work has been devoted to the design fabrication and testing of a microprocessor based digital percentage differential relay for transformer protection, using harmonic restraint to avoid tripping magnetization and overvoltage inrush currents. The hardware realization uses a 16-bit microcomputer consisting of a microprocessor (Intel 8086) and a floating point co-processor (Intel 8087).Digital signal processing techniques have used, giving more flexibility, reliability and high speed of operation.

The main objective of hardware optimization and fast speed have been achieved to a large extent. Though, the implementation is for single phase transformer, it can be done for three phase transformer (as shown in the detailed circuit diagram earlier) by incorporating two more MUXes and slightly different system configuration. The software will include storage of data and filtering operation for each of the three phases.

Unique features like provision for taking tap changing into account and variable bias factor for greater sensitivity have been incorporated in this design. A 16 sample Haar Transformation is used to achieve the protection against overvoltage inrush current which could not be possible by using 8 samples.

The relay requires very little power to operate and hence will impose very low burden on CTs used for monitoring line currents. Small changes in components value are hardly expected to cause any change in the relay performance. Hardware complexity is minimal.

The tests and simulations performed indicate that the relay can be expected to do well up to the requirements in the actual field operations.

One limitation of the relay is its high sensitivity to frequency variations. Frequency response of Haar filters shows that the attenuation of undesirable harmonics decreases sharply as the operating frequency changes from 50 Hz. For this reason the relay may be expected not to perform satisfactorily under significant frequency variations.

The above mentioned limitations can be overcome by using a different transformation technique instead of Haar in the filter portion of the relay, viz. Walsh Transformation.

The self checking feature is also included in the relay.

With a little more addition in hardware, the relay can also take care of the faulty or no operation of tripping devices, auxiliary power supplies, current transformers, etc., thus checking all elements of the protection scheme.

Finally, the work can be extended to provide protection of more than one transformers in sub-stations or power plants, using a modified relay hardware and software.

REFERENCES

- [1] Cordray, R.E., "Percentage differential transformer protection, Electrical Engineering, vol. 50, may 1931, pp361-363.
- [2] Kannedy, Hayward, Harmonic Restraint relays for Xmer protection, Trans. AIEE, vol.57, 1938, p 262.
- [3] Hayward C.d., Harmonic current restrained relays for Xmer differential protection, AIEE Trans., vol. 60, 1941, pp 377-382.
- C43 Bertula ,G.Enhanced Xmer protection through inrush proof ratio differential relays,Brown Boveri review,vol.32,1945,pp 129.
- E53 Wellings ,Mathews,Instantaneous magnetic balance protetion for power
- transformers, B.T.H.Activities, vol. 17,1,1946, pp 30.
- C6J AIEE relay sub-committee, Relay protection of power transformers, Trans. AIEE, vol. 66, 1947, pp 911-916.
- [7] Leybern, Lacky, Protection of electrical power systems, a critical review of present practice and recent progress, Proc. IEE, vol. 98. Feb. 1951, pp47-66.
- [8] Kligshirn, Moore, Wentz, Detection of faults in power systems, Trans. AIEE, vol. 76, 1957, part 3.
- C93 Sharp,R.L. and Giassburn,W.E.,A Xmer differential relay with second harmonic restraint,Trans.AIEE,vol.77,Pt.3,pp913-918,Dec. 1958.
- [10] Rockfeller, G.D., Fault protection with a digital computer, IEEE Trns.PAS-91, pp1260-1272, 1972.

- [11] Sykes, J.A. and Morrison, i.f., A proposed method for harmonic restraint differential protection for power transformers, IEEE T-PAS-91, pp 1260-1272, 1972.
- C123 Malic, D.P. and Dash, P.K. and Hope G.S., Digital protection of power transformer, Proc PES Winter Meeting, New York, USA, Jan 1976, Paper A76 191-7.
- Larson, R.R., Flechsig, A.J. and Schweitzer, E.O., The design and test of digital relay for Xmer protection, IEEE T-PAS 98, pp 795-804, 1979.
- [14] Degens, A.J., uP implemented digital filters for inrush current detection, Int, J.Eiect>Power and Energy Systems, vol. 4, No. 3, pp. 196-205, July 1982.
- [15] Thorp, J.S. and Phadke, A.G., A μ P based 3- ϕ transformer differential relay, IEEE T-PAS-101, pp 426-432, Feb. 1982.
- [16] Rahman, M.N. and Dash, P.K., Fast algorithm for digital protection of transformers, Proc. IEE, vol. 129, part C, Mar. 1982, pp 79-85.
- E173 Fakruddin, D.B., Parthsarathy, K., Jenkins, L. and Hogg B.W., Application of Haar function for transmission line and transformer differential protection, El. Power and Energy Systems, vol. 6, No. 3, July 1984, pp169-180.
- E18] Blume L.F., Camilli, G., Farnham, S.B. and Peterson, H.A., Transformer magnetizing inrush currents and its effect on system operation, AIEE Trns., 1944.
- [20] Report on magnetizing inrush current and its effect on relaying and air switch operation ,AIEE Committee,Trns.AIEE,vol.70,part 2,1951.
- [21] Specht, T.R., Transformer inrush magnetizing current

- AIEE Trns.AIEE, vol 70, part 1, 1951, pp 323-328.
- C22] Sonnemann, W.K., Wagner, C.C., Rockfeller, G.D., Magnetizing inrush phenomenon in transformer banks, PAS, Oct. 1958, pp884-892.
- C231 Specht, T.R., Transformer inrush and rectifier transient currents, IEEE T-PAS, vol. 88, April 1969, pp 269-276.
- C243 Schwetzer, E.O., Larson, R.R. and Flechsig, A.J., An efficient inrush current algorithm for digital computer relaying, protection of transformers, Proc. IEEE PES Summer Meeting Mexico, July 1977.
- [25] Electronic filter design handbook, Arthur B. Williams, McGraw-Hill, 1981.
- [26] Handbook of filter synthesis, Anatol I, Zverev, John Wiley and Sons Inc., 1967.
- E27] Picture processing and digital filtering ,2nd Edition, Edited by T.S. Huang, SVBH, New York, pp47.
- E28] Haar ,A,Zur theorie der orthogonalen functionen systeme,Math.Annal.69,1910,pp 331-71.
- E293 Alexits, O., Convergence problems of orthogonal series, IEEE Trns. Communications, CDM 21,3,1973.
- E301 Shore, J.E., on the application of Haar functions, IEEE Trns. Communications, COM 21, #<1973.
- C31) Phadke and Thorp, A new computer based flux restrained current differential relay for power transformer protection, T-PAS, vol. 102, Nov. 1983.
- C32] Sachdev, M.S., Sidhu, T.S., Wood, H.C., IEEE Trns, Power Delivery, vol 4, July 1989.
- [33] Rahman, M., Jay, B., and Gangopadhyay, A., Digital

differential protection of power transformers based on Walsh Function, T E&O div of CEA, vol 24, part 3, 1985.

E34) Wood, Sachdev and Jonson, Design of Kalman filters using extended models of power system voltages and currents, T E&O Div. of CEA, vol 25 part 3, 1986.

[35] Will, A. and Kibert, W., New techniques in transformer protection, T E&O Div. of CEA, vol. 25, Part 3, 1986.

E36] Rahman and Gangopadhyay, Digital simulation of magnetizing inrush currents in $3-\phi$ transformers, Trns. PWRD, Oct. 1986.

E373 Singhal, Arun, On-Line protection of power transformer using microprocessor, M.Tech. Thesis, No. 87/234, Dept. of EE, I.I.T. Kanpur, May 1987.

A10767

	7k 621.3/4 Date Slip	A107.872
	J199mThis book is formed date	
•••		
•••		
••		
•		
,		
,		

EE-1990-M-JAI-MIC

Th 621·314 J199m

A107872